# Charge Pump Gate Drive to Reduce Turn-on Switching Loss of SiC MOSFETs

Handong Gui, Student Member, IEEE, Jingjing Sun, Student Member, IEEE, and Leon M. Tolbert, Fellow, IEEE

Abstract- Turn-on loss is the dominant part of the switching loss for SiC MOSFETs in hard switching. Reducing turn-on loss with conventional voltage source gate drives (VSGs) is difficult because of the limited gate voltage rating and large internal gate resistance of SiC MOSFETs. A charge pump gate drive (CPG) that can reduce the turn-on loss is presented in this paper. By pre-charging the charge-storage capacitor in the gate drive with a charge pump circuit, the gate drive output voltage is pumped up to provide higher gate current during the turn-on transient. As a result, the turn-on time and loss is decreased. Moreover, due to the charge transfer from the charge-storage capacitor to the MOSFET gate capacitance, the pumped output voltage can naturally drop back to a normal value that avoids gate overcharging. The structure of the gate drive is simple, and no additional control is needed. The operation of the proposed CPG is verified with double pulse tests based on SiC MOSFETs. The switching loss of the proposed CPG is reduced by up to 71.7% compared to the conventional VSG at full load condition.

## I. INTRODUCTION

The silicon carbide (SiC) MOSFET is regarded as a promising power semiconductor device for high frequency and high power applications [1], [2]. Compared with its counterparts like the Si IGBT, the SiC MOSFET has lower specific on-resistance, higher switching speed capability, and higher maximum junction temperature, which is beneficial for building converters with higher efficiency and power density. Despite the faster switching speed, the switching loss is still a main barrier that prevents the adoption of SiC MOSFETs in hard switching converters with switching frequency of hundreds of kHz. Device datasheets and the reported testing results indicate that the turn-on loss is the dominant part in switching loss [3]-[7].

The gate drive is the interface between power devices and control signals, and it directly regulates the switching behavior of the power device. The basic requirements for a gate drive mainly include the following three aspects:

1) In steady state, it should keep the power device in ON/OFF state and prevent spurious change of the state caused by external or internal disturbance.

2) It should switch states between ON and OFF fast to reduce switching loss. Also, it should avoid dynamic hazards like cross-talk in gate-source and overvoltage in drain-source to maintain the reliability of the power device.

3) Especially for discrete devices, the gate drive should have compact structure and simple control method. It would be better to be embedded in an integrated circuit for small size, increased noise immunity, and lower cost.

Gate drive topologies can be primarily categorized into three groups: voltage source gate drives (VSG), current source gate drives (CSG), and resonant gate drives (RG) [8], [9]. The RG is able to reduce the gate drive loss [10]-[12]. However, the gate drive loss can be neglected compared to the switching loss of SiC MOSFETs especially in high power applications. Hence, the RG is not promising since it usually has a complicated structure.

VSG is the most widely used structure for MOSFETs because of its simple structure and low cost [13]-[17]. Fig. 1 depicts a typical VSG structure. A constant voltage  $V_{dr}$  is provided, and the half bridge controls the gate drive output.



Fig. 1. Circuit of a typical VSG.



Fig. 2. Typical turn-on transient waveform of a phase-leg with VSG [7].

This work made use of the Engineering Research Center Shared Facilities supported by the Engineering Research Center Program of the National Science Foundation and DOE under NSF Award Number EEC-1041877 and the CURENT Industry Partnership Program.

H. Gui, J. Sun, and L. M. Tolbert are with the Min H. Kao Department of Electrical Engineering and Computer Science, The University of Tennessee, Knoxville, TN 37996 USA (e-mail: hgui@vols.utk.edu; jsun30@vols.utk.edu; tolbert@utk.edu).

Fig. 2 shows the typical turn-on switching transient waveforms in a phase-leg, where the lower MOSFET is the active switch [7]. The transient includes four subintervals. From  $t_a$  to  $t_b$ , the period is called turn-on delay subinterval. The PWM turn-on signal is given, and the lower MOSFET gate voltage rises to the threshold voltage  $V_{th}$ . Starting from  $t_b$ , the MOSFET is ON, and the drain current increases until it reaches the load current at  $t_c$ . With the constant gate drive output voltage of the VSG, the gate current decreases as the gate voltage rises from  $t_a$  to  $t_c$ . The drain-source voltage drops from  $t_c$  to  $t_d$ . In this period, the gate current is mainly used to discharge the device transfer capacitance, and the gate voltage is clamped at the Miller voltage  $V_{mil}$ . After  $t_d$ , the MOSFET is fully on, and the gate voltage continues to rise to the gate drive output voltage  $V_{dr}$ .

The switching loss is mainly generated during the turn-on time from  $t_b$  to  $t_d$ , where drain-source current and voltage have overlap. SiC MOSFETs have modest transconductance as shown in Fig. 3 compared with Si MOSFETs [18]. As a consequence, the gate current drop from  $t_b$  to  $t_d$  is higher, and both turn-on time and switching loss increase. According to the test results in [7], the conventional VSG is not able to provide enough gate current to fully utilize the switching speed capability of SiC MOSFETs.

To increase the switching speed of power devices, CSGs have been developed to enhance the gate current during the switching transient [5], [19]-[26]. However, these CSGs cannot maintain constant current due to the large voltage drop across the high internal gate resistance of the SiC MOSFET. In [27], a CSG that can keep the gate current constant throughout the switching transient is proposed. Nevertheless, it requires accurate timing control to avoid overcharging the gate capacitance, which is not practical in real applications with load changing. Moreover, the required bi-directional switches as well as the inductor in the circuit make the gate drive complicated and difficult to be integrated. In general, CSG is not popular considering the compact, reliable and low cost requirements of the gate drives for SiC MOSFETs, especially for discrete devices.

Based on the analysis of the existing gate drive topologies, this paper proposes a charge pump gate drive (CPG) circuit that can reduce the turn-on switching loss of SiC MOSFETs. It has the advantage of simple structure, and no additional control is needed. Sufficient gate current can be provided throughout the turn-on transient of the SiC MOSFET without introducing overcharging.

This paper is organized as follows. Sections II and III give the derivation and operating principles of the proposed CPG topology. Section IV summarizes the benefits and challenges of the CPG. Section V provides the key parameter design. Section VI conducts the switching and gate drive loss calculation with the proposed CPG. Section VII demonstrates the experimental results, and Section VIII gives a brief conclusion.

# II. DERIVATION OF PROPOSED CPG TOPOLOGY

From Section I, the bottleneck of increasing the turn-on switching speed of SiC MOSFETs is the limited gate current



Fig. 3. Transfer characteristics of SiC MOSFET and Si CoolMOS [18].

during the switching transient. To find a solution, the impact factors of gate current during the turn-on transient with a typical VSG should be investigated.

From the start of turn-on, the gate voltage first increases until the drain current reaches the peak value. During this period, the gate loop is an RC first order network, which consists of external gate resistance  $R_{g(ext)}$ , internal gate resistance  $R_{g(int)}$ , and gate capacitance  $C_{gs}$ . The gate current can be expressed as:

$$i_g(t) = \frac{V_{dr}}{R_{g(ext)} + R_{g(int)}} \exp\left(-\frac{t}{\left(R_{g(ext)} + R_{g(int)}\right)C_{gs}}\right)$$
(1)

where  $V_{dr}$  is the gate drive supply voltage.

After the drain current approaches its peak, the drain-source voltage starts to drop. Gate current mainly discharges the transfer capacitance, and the gate voltage is clamped to the Miller voltage  $V_{mil}$ . In this period, the gate current can be regarded as constant:

$$i_{g}(t) = \frac{V_{dr} - V_{mil}}{R_{g(ext)} + R_{g(int)}} = \frac{V_{dr} - V_{th} - \frac{I_{L}}{g_{m}}}{R_{g(ext)} + R_{g(int)}}$$
(2)

where  $V_{th}$  is the MOSFET gate threshold voltage,  $I_L$  is the load current, and  $g_m$  is the MOSFET transconductance.

Among the variables in (1) and (2),  $I_L$  is determined by the application, while  $R_{g(int)}$ ,  $C_{gs}$ ,  $V_{th}$  and  $g_m$  are intrinsic characteristics of the SiC MOSFET. As a result, the only changeable parameters are gate drive supply voltage  $V_{dr}$  and the external gate resistance  $R_{g(ext)}$ .

By applying higher gate drive supply voltage, gate current can be increased. However, the gate voltage rating of SiC MOSFETs is usually around 20 V, which does not leave much margin for increasing the voltage. On the other hand, reducing external gate resistance also introduces limited improvement because of the relatively large internal gate resistance of SiC MOSFETs, which is normally from 4 to 10  $\Omega$  [3]-[5]. As a result, it is difficult to increase the switching speed of SiC MOSFETs with conventional VSGs.

Considering the switching process, there are two main requirements for the gate drive. First, it should provide sufficient gate current during the switching transient to shrink the switching time. Second, the gate voltage should be kept under the rating of the MOSFET in both transient and steady state. As mentioned above, the gate drive supply voltage cannot be too high mainly due to the second requirement. However, as shown in Fig. 4, the dynamic supply voltage  $v_p$  can be higher



Fig. 4. Ideal supply voltage of gate drive.

than the gate voltage rating during the switching transient since it takes time for gate voltage  $v_{gs}$  to increase. As long as  $v_p$  drops back to the normal value  $V_{dr}$  (lower than the gate voltage rating) before  $v_{gs}$  approaches  $V_{dr}$ , there is no risk of overcharging the gate.

In [28]-[31], four-level gate drives (4LG) were adopted to achieve such function. A typical 4LG as well as its operating waveform are shown in Fig. 5. Two power supplies and two half-bridges provide four different gate drive voltages, namely  $V_p$ ,  $V_p$ - $V_n$ , 0 and  $-V_n$ . During the turn-on switching transient,  $V_p$  is used to enhance the turn-on speed. In steady state, the voltage drops to  $(V_p$ - $V_n)$ .

However, such 4LG has two drawbacks. First, due to the limited negative gate voltage rating,  $V_n$  (e.g. 5 V) is usually much lower than  $V_p$  (e.g. 20 V). As a consequence, the voltage enhancement during the turn-on transient is limited. To further increase the voltage, additional power supplies or transformers are required [31], which significantly increase the complexity and cost of the gate drive.

Second, the voltage shift from  $V_p$  to  $(V_p-V_n)$  requires an accurate control signal to avoid gate overvoltage, which not only increases the complexity of the circuit, but also cannot adaptively fit for different load and bus voltage conditions, where the switching transient time changes. Therefore, the required gate drive should have the ability to automatically change the voltage level and guarantee that the gate voltage is always lower than the rating.

With the aforementioned idea and requirements, Fig. 6 shows the proposed charge pump gate drive. It consists of two main parts: a charge pump circuit and a typical voltage source gate drive. The charge pump utilizes the flying capacitor structure, which consists of a pair of MOSFETs  $M_1$  and  $M_2$ , two diodes  $D_1$  and  $D_2$ , and two capacitors  $C_f$  and  $C_p$ .  $C_f$  is the flying capacitor while  $C_p$  is the charge-storage capacitor. The VSG is a totem-pole bridge including two MOSFETs  $M_H$  and  $M_L$ .  $R_{g(ext)}$ is the external gate resistance, while  $R_{g(int)}$  is the internal gate resistance.  $v_p$  is the voltage across  $C_p$ , which is also the gate drive output voltage. The power supply  $V_{dr}$  is connected with



Fig. 5. Four-level gate drive circuit and operating waveform.



Fig. 6. Circuit of proposed CPG.

 $M_1$  and  $M_2$ . Another power supply  $V_n$  provides the required negative voltage across the gate-source during the OFF state.

## III. OPERATING PRINCIPLE OF PROPOSED CPG

During one typical turn-on switching period, there are five modes, and the key waveforms are illustrated in Fig. 7, which includes the charge pump control signal  $S_c$ , gate drive output control signal  $S_g$ , the flying capacitor voltage  $v_f$ , the pump capacitor voltage  $v_p$ , the gate current  $i_g$ , the external and real gate-source voltage  $v_{gse}$  and  $v_{gs}$ . The equivalent circuit in each subinterval is plotted in Fig. 8, and the operation during the turn-on transient is briefly explained as follows.

1) Subinterval 1 ( $t_0$ - $t_1$ ): *OFF steady state*. Before  $t_1$ , both  $S_c$  and  $S_g$  are in low level, and  $M_2$  and  $M_L$  are in ON state. In this state, both  $v_f$  and  $v_p$  equal to  $V_{dr}$  and do not change if the forward voltage drop of  $D_1$  and  $D_2$  is neglected. The gate drive output is low to keep the SiC MOSFET in OFF state.

2) Subinterval 2 ( $t_1$ - $t_2$ ): *voltage pump state*. At  $t_1$ ,  $S_c$  changes to high level, and  $M_1$  is turned on. As a result,  $D_1$  conducts while  $D_2$  is off. The flying capacitor  $C_f$  transfers energy to the charge-storage capacitor  $C_p$ . Assuming the energy transfer is lossless, the relationship between  $v_p$  and  $v_f$  at  $t_2$  can be expressed as:

$$\begin{cases} v_{p}(t_{2}) = v_{f}(t_{2}) + V_{dr} \\ C_{f}v_{f}^{2}(t_{2}) + C_{p}v_{p}^{2}(t_{2}) = (C_{f} + C_{p})V_{dr}^{2} \end{cases}$$
(3)

If the capacitance  $C_f$  is much higher than  $C_p$ , the voltage drop on  $v_f$  can be neglected, and  $v_p(t_2)$  is pumped to  $2V_{dr}$ . Note that since the energy directly flows from one capacitor to the other,



Fig. 7. Operation waveforms of proposed CPG.

this time period can be very short. By the end of this subinterval, the required high supply voltage is established.

3) Subinterval 3 ( $t_2$ - $t_3$ ): standby state. At  $t_2$ ,  $S_c$  is pulled down to turn on  $M_2$  and turn off  $M_1$ . In such case,  $D_1$  is off as  $v_p$  is higher than  $v_f$ . Because part of the energy on  $C_f$  is given to  $C_p$ ,  $D_2$  conducts and the power supply  $V_{dr}$  charges  $C_f$ . In this state,  $C_p$  is disconnected from  $C_f$ , and  $v_p$  remains constant at high voltage level. Note that this subinterval can also be very short as long as  $D_1$  is off before the gate drive output signal  $S_g$ becomes high. The gate drive output is still low, and the SiC MOSFET is in OFF state.

4) Subinterval 4 ( $t_3$ - $t_4$ ): gate-charging state I. At  $t_3$ ,  $S_g$  turns to high, and the gate drive starts to provide current to charge the SiC MOSFET gate capacitance. Because  $v_p$  approximately equals to  $2V_{dr}$  at the beginning of this state, the gate current can be enhanced compared with the conventional VSG. The gate voltage  $v_{gse}$  starts to increase from  $-V_n$ , and the SiC MOSFET is turned ON when the gate threshold voltage  $V_{th}$  is reached.

Since  $v_p$  is higher than  $V_{dr}$ ,  $C_p$  is disconnected with  $C_f$  and  $V_{dr}$ , and there is no source to provide energy to charge  $C_p$ . Therefore,  $v_p$  keeps decreasing during the charging process, and gate voltage approaches to  $v_p$  in the end. By tuning the external gate resistance  $R_{g(ext)}$ , the decreasing rate of  $v_p$  can be regulated, which enables the change of switching speed like a typical VSG.

The key point of this CPG is that the capacitance  $C_p$  should be selected to guarantee that  $v_p$  can finally reach  $V_{dr}$ . If  $C_p$  is too large and has too much stored energy, the steady state  $v_p$  after the gate charging process can be higher than  $V_{dr}$ , which results in overcharging. The detailed analysis of  $C_p$  calculation is provided in Section V. It should be noted that the external gatesource voltage  $v_{gse}$  can be dynamically higher than  $(V_{dr}-V_n)$ because of the internal gate resistance of the SiC MOSFETs. However, the real gate-source voltage keeps increasing and does not exceed  $(V_{dr}-V_n)$  as long as  $v_p$  can drop back to  $V_{dr}$ .

5) Subinterval 5 ( $t_4$ - $t_5$ ): gate-charging state II. In subinterval 4,  $v_p$  continues to decrease until it reaches  $V_{dr}$  at  $t_4$ , while the gate voltage is still increasing. Then  $D_1$  naturally conducts to connect  $C_p$  with  $V_{dr}$ . Hence,  $V_{dr}$  directly provides energy to charge the gate, and the gate drive becomes a typical VSG throughout the rest of the MOSFET ON state.

The turn-off process of the proposed CPG is the same as a typical VSG since the turn-off loss is not as large as the turn-on loss. However, the same circuit can also be adopted to reduce the turn-off loss.

# IV. BENEFITS AND CHALLENGES OF PROPOSED CPG

Benefits: 1) the pumped gate drive output voltage enables higher gate current that charges the gate capacitance during the turn-on switching transient compared with the conventional VSG. As a result, the turn-on switching loss is reduced.

2) The pumped voltage naturally drops back to normal gate supply voltage without any additional control, which avoids overcharging and has a simple gate drive structure at the same time.

3) The proposed CPG is still a voltage source based gate drive, and the implementation is the same as a typical VSG for



Fig. 8. Equivalent circuits in different subintervals of proposed CPG. (a) Subinterval 1. (b) Subinterval 2. (c) Subinterval 3. (d) Subinterval 4. (e) Subinterval 5.

the end-user. The SiC MOSFET turn-on switching speed can be easily tuned by changing the external gate resistance. Thus, it is convenient to replace the conventional VSG in power converters with the proposed CPG.

4) The energy transfer time is short between capacitors, resulting in a short charge pump time. Therefore, the time delay between PWM signal and device turn-on is reduced.

5) No extra power supply is required compared with a conventional VSG, which keeps costs low.

6) No inductor is required, which makes the proposed CPG easy for integration.

7) The control signals of the transistors share the same ground, which avoids complex level shifters or floating drives.

Challenges: 1) the drop of the gate drive output voltage is determined by the charge-storage capacitor value  $C_p$ . Thus,  $C_p$  needs to be carefully selected considering the gate capacitance  $C_{gs}$ . If  $C_p$  is too large, the pumped voltage cannot decrease to the normal voltage  $V_{dr}$ , which can introduce overcharging. Otherwise, if  $C_p$  is too small, the pumped voltage reduces too quickly during the switching transient, which deteriorates the switching speed improvement.

2) The increased turn-on speed results in higher dv/dt, leading to more significant influence from parasitics. For example, higher drain-source overvoltage and cross-talk phenomenon can occur on the synchronous device, and EMI can become worse. These side effects from increasing the switching speed should be taken into consideration when applying the proposed CPG.

# V. PARAMETER DESIGN AND SELECTION

## A. Capacitance Design

As mentioned above, the key point in designing the proposed CPG is to select proper capacitance  $C_p$ . Fig. 9 shows the waveforms of the pumped voltage  $v_p$  and the external gate to ground voltage ( $v_{gse}+V_n$ ) with different  $C_p$ . The equivalent circuit after the SiC MOSFET turns ON is also plotted. During the turn-on transient,  $C_p$  transfers charge to  $C_{gs}$ . In the end, the voltage across the two capacitances is the same. The main difference is whether  $v_p$  can drop to  $V_{dr}$  to conduct  $D_1$  and  $D_2$ , and it is determined by the relationship between  $C_p$  and  $C_{gs}$ .

If  $C_p$  is too small, as shown by the blue line in Fig. 9, there is not sufficient stored charge for  $C_{gs}$ . As a result,  $v_p$  decreases quickly and reaches  $V_{dr}$  even when  $(v_{gse}+V_n)$  is still low. Then the required charge is provided by  $V_{dr}$ , and the gate drive is the same as the conventional VSG. In this case, the switching speed improvement is limited.

On the other hand, oversized  $C_p$  can have severe consequences. As shown by the red line,  $v_p$  drops slowly as  $C_p$ has more stored charge. In the end,  $(v_{gse}+V_n)$  rises higher than  $V_{dr}$ , which results in overcharging and can cause reliability issues for the gate of the SiC MOSFET.

The ideal case is shown by the green line.  $v_p$  reduces to  $V_{dr}$  at the same time when  $(v_{gse}+V_n)$  reaches  $v_p$ . Under this circumstance, no overcharging occurs, and the switching speed improvement is maximized. The following calculation presents how to select such proper  $C_p$ .



Fig. 9. Voltage waveforms during turn-on transient and equivalent circuit with different  $C_{p}$ .

Once  $M_{H}$  is turned on, part of the charge stored in  $C_p$  is used to charge the output capacitance of  $M_L$ , which is represented as  $C_{assL}$ . Then the output of the gate drive becomes high level, and  $C_p$  provides charge to the gate capacitance  $C_{gs}$  to turn on the SiC MOSFET. After the drain current of the SiC MOSFET rises to the load current, the gate current discharges the transfer capacitance  $C_{gd}$  of the SiC MOSFET and decreases the drainsource voltage. Therefore, if  $D_1$  and  $D_2$  do not conduct, and  $V_{dr}$ does not provide energy to  $C_p$ , the charge in  $C_p$  is transferred to the gate capacitance  $C_{gs}$ , the transfer capacitance  $C_{gd}$  of the SiC MOSFET, and the output capacitance  $C_{ossL}$  of  $M_L$ :

$$Q_p = Q_{gs} + Q_{gd} + Q_{ossL} \tag{4}$$

where  $Q_p$  is the lost charge in  $C_p$ ,  $Q_{gs}$  and  $Q_{gd}$  are the gate-tosource charge and gate-to-drain charge of the SiC MOSFET, and  $Q_{ossL}$  is the received charge of  $C_{ossL}$  during the turn-on transient.

When the gate voltage goes into steady state at  $t_b$  in Fig. 9, the relationship between  $v_p$  and the gate voltage is:

$$v_p(t_b) = v_{gs}(t_b) + V_n = V_{dr}$$
 (5)

Therefore, the charge transfer during the turn-on transient is derived as:

$$\begin{cases} V_{p0} - \frac{Q_p}{C_p} = \frac{Q_{ossL}}{C_{ossL}} = V_n + \frac{Q_{gs}}{C_{gs}} = V_{dr} \\ \frac{Q_{gd}}{C_{gd-Q}} = V_{dc} \end{cases}$$
(6)

where  $V_{p0}$  is the initial voltage of  $v_p$ , which is approximately  $2V_{dr}$ .  $V_{dc}$  is the DC bus voltage, and  $C_{gd_Q}$  is the charge equivalent transfer capacitance of the SiC MOSFET at  $V_{dc}$ . Thus, the required  $C_p$  can be calculated as:

$$C_{p} = \frac{C_{gs} \left( V_{dr} - V_{n} \right) + C_{gd_{Q}} V_{dc} + C_{ossL} V_{dr}}{V_{dr}}$$
(7)

Note that this is the maximum  $C_p$  that can be used to avoid overcharging. To leave some margin, the selected  $C_p$  should be a little lower than the calculated value from (7).

The turn-on delay caused by charging  $C_p$  should be taken into consideration. As shown in Fig. 9, the required time to charge  $C_p$  is from  $t_s$  to  $t_r$ . During this time interval, the gate signal  $S_g$  cannot be applied to turn on the SiC MOSFET. The charging

time is determined by  $C_p$  and the resistance of the PCB traces connecting  $C_p$  and  $C_f$ . Normally, the trace length can be easily controlled under 5 mm, while the width and thickness is higher than 10 mil and 0.5 oz/ft<sup>2</sup>. So the resistance is calculated to be lower than 20 m $\Omega$ . From (7),  $C_p$  should be the same level as  $C_{gs}$ since  $C_{gd_Q}$  and  $C_{ossL}$  are much lower than  $C_{gs}$ . For a typical SiC discrete MOSFET,  $C_{gs}$  is less than 10 nF. As a result, the delay time is less than 1 ns, which can be neglected as long as the SiC MOSFET operates at sub-MHz range.

In terms of  $C_f$  in Fig. 6, as mentioned in Section III, it should be much higher than  $C_p$ . In practice, choosing a  $C_f$  that is 50 times higher than  $C_p$  should be enough.

# B. Signal Generation

The proposed CPG only needs two control signals, and they can be easily realized with one PWM input signal and some logic gates.

The realization of the logic signals to control the proposed CPG is shown in Fig. 10(a). The delay units can be simply implemented with RC filters with different values. Two logic integrated circuits are used to generate the required signals. Thus, the control signal generation is simple and the units can be easily integrated. The logic waveforms for the control signals are illustrated in Fig. 10(b).

### VI. LOSS ANALYSIS

# A. Switching Loss

The turn-on switching loss is mainly generated by the overlap between drain current and drain-source voltage. It can be expressed as:

$$E_{on} = \int_0^{t_{ov}} i_d v_{ds} dt \tag{8}$$

where  $t_{ov}$  is the overlap time between drain current and drainsource voltage. In Fig. 2 and Fig. 7, it equals to the sum of the current rise time  $t_{cr}$  and the voltage fall time  $t_{vf}$ . To simplify the analysis, the drain current and the drain-source voltage during the switching transient can be approximately regarded as linearly increasing or decreasing. Therefore, the switching loss can be indicated by comparing  $t_{cr}$  and  $t_{vf}$  with different gate drives.

The turn-on transient starts at  $t_3$  in Fig. 7. From  $t_3$  to  $t_{3,2}$ ,  $v_p$  decreases while  $v_{gs}$  increases, and the equivalent circuit is plotted in Fig. 11(a). The initial voltage of  $v_p$  and  $v_{gs}$  is  $2V_{dr}$  and  $-V_n$ , respectively. The voltage relationship in the gate loop can be written as:

$$2V_{dr} - \frac{1}{C_p} \int_0^t i_g(t) dt = R_g i_g(t) + \frac{1}{C_{gs}} \int_0^t i_g(t) dt$$
(9)

where  $R_g$  is the sum of  $R_{g(ext)}$  and  $R_{g(int)}$ .

The gate current can be calculated as:

$$i_g(t) = \frac{2V_{dr}}{R_g} \exp\left(-\frac{1}{R_g C_e}t\right)$$
(10)

where  $C_e$  is the equivalent capacitance in the gate loop:



Fig. 10. Control logic realization for proposed CPG. (a) Circuit. (b) Waveforms.



Fig. 11. Equivalent circuit of gate loop during turn-on transient. (a)  $t_3$  to  $t_{3,2}$ . (b)  $t_{3,2}$  to  $t_{3,3}$ .

$$\frac{1}{C_e} = \frac{1}{C_p} + \frac{1}{C_{gs}}$$
(11)

 $v_p$  and  $v_{gs}$  during the charging are:

 $t_{cr}$ 

$$v_{p}(t) = 2V_{dr} - \frac{1}{C_{p}} \int_{0}^{t} i_{g}(t) dt$$

$$= 2V_{dr} - \frac{2V_{dr}C_{e}}{C_{p}} \left[ 1 - \exp\left(-\frac{1}{R_{g}C_{e}}t\right) \right]$$

$$v_{gs}(t) = \frac{1}{C_{gs}} \int_{0}^{t} i_{g}(t) dt - V_{n}$$

$$= \frac{2V_{dr}C_{e}}{C_{gs}} \left[ 1 - \exp\left(-\frac{1}{R_{g}C_{e}}t\right) \right] - V_{n}$$
(13)

The current rise time  $t_{cr}$  is from  $t_{3.1}$  to  $t_{3.2}$ . At  $t_{3.1}$ ,  $v_{gs}$  is equal to the threshold voltage  $V_{th}$ . At  $t_{3.2}$ ,  $v_{gs}$  is equal to the Miller voltage  $V_{mil}$ . With (13), the time interval from  $t_{3.1}$  to  $t_{3.2}$  is calculated as:

where  $V_{mil}$  is related to the load current  $I_L$  and the transconductance of the SiC MOSFET  $g_m$ :

$$V_{mil} = V_{th} + \frac{I_L}{g_m} \tag{15}$$

Starting from  $t_{3.2}$ , the gate current discharges the transfer capacitance  $C_{gd}$ , and the gate voltage is clamped at  $V_{mil}$ . The equivalent circuit changes to Fig. 11(b). The voltage relationship is:

$$v_p(t_{3,2}) - \frac{1}{C_p} \int_0^t i_g(t) dt = R_g i_g(t) + V_{mil} + V_n$$
(16)

The initial voltage of  $v_p$  at  $t_{3,2}$  can be calculated by (12):

$$v_{p}(t_{3,2}) = 2V_{dr} - \frac{(V_{mil} + V_{n})C_{gs}}{C_{p}}$$
(17)

The gate current is derived as:

$$i_g(t) = \frac{V_0}{R_g} \exp\left(-\frac{1}{R_g C_p}t\right)$$
(18)

where  $V_0 = v_p(t_{3.2}) - V_{mil} - V_n$ .

The gate drive output voltage  $v_p$  is:

$$v_{p}(t) = v_{p}(t_{32}) - \frac{1}{C_{p}} \int_{0}^{t} i_{g}(t) dt$$
  
=  $v_{p}(t_{32}) \exp\left(-\frac{1}{R_{g}C_{p}}t\right)$  (19)

During the voltage fall time  $t_{vf}$  from  $t_{3.2}$  to  $t_{3.3}$ , the voltage across the transfer capacitance decreases from  $V_{dc}$  to around zero. The process is expressed as:

$$\frac{1}{C_{gd}} \int_{0}^{t_{yf}} i_{g}(t) dt = V_{dc}$$
(20)

Substituting (18) into (20), the voltage fall time can be calculated:

$$t_{vf(CPG)} = R_g C_p \ln\left(\frac{V_0 C_p}{V_0 C_p - V_{dc} C_{gd}}\right)$$
(21)

In terms of the conventional VSG, the equivalent circuit can be obtained by replacing  $C_p$  in Fig. 11 with a constant voltage source  $V_{dr}$ . The calculation procedure of  $t_{cr}$  and  $t_{vf}$  is similar to that with the proposed CPG, and the calculation results are:

$$t_{cr(VSG)} = R_g C_{gs} \ln \left( \frac{V_{dr} - V_{th} - V_n}{V_{dr} - V_{mil} - V_n} \right)$$
(22)

$$t_{vf(VSG)} = R_g C_{gd} \frac{V_{dc}}{V_{dr} - V_{mil} - V_n}$$
(23)



Fig. 12. Turn-on switching time comparison between conventional VSG and proposed CPG under different loads.

Based on (14) and (21)-(23), the turn-on switching time is calculated for a 1.2 kV, 30 A SiC MOSFET [4] with zero external gate resistance, and the results at different load conditions are plotted in Fig. 12. Both the current rise time and voltage fall time achieve significant improvement especially at high load currents. Compared with the conventional VSG, the total turn-on switching time is reduced by 60% at full load with the proposed CPG. Thus, lower turn-on switching loss is achieved.

# B. Gate Drive Loss

The gate drive loss of the proposed CPG is mainly generated in two intervals. First, energy is lost when  $C_p$  is pumped up by the flying capacitor  $C_f$ . Second, during the turn-on transient, all the transferred energy from  $C_p$  to  $C_{gs}$ ,  $C_{gd}$ , and  $C_{ossL}$  is dissipated.

Assuming  $C_f$  is much larger than  $C_p$ , during the charge pump state from  $t_1$  to  $t_2$  in Fig. 7,  $v_p$  increases from  $V_{dr}$  to  $2V_{dr}$ .  $C_f$  can be regarded as a constant voltage source, and  $v_f$  does not change. According to the energy transfer theory, the amount of energy transferred to the capacitor equals to the amount of energy dissipated in the circuit. Thus, the energy loss from  $t_1$  to  $t_2$  is written as:

$$E_{g1} = \frac{1}{2}C_p \left(2V_{dr}\right)^2 - \frac{1}{2}C_p V_{dr}^2 = \frac{3}{2}C_p V_{dr}^2$$
(24)

During the turn-on transient, the initial and final voltage of  $v_p$  is  $2V_{dr}$  and  $V_{dr}$ , respectively. Therefore, the energy loss  $E_{g2}$  from  $t_2$  to  $t_5$  is the same as  $E_{g1}$ . Neglecting the loss of other parts in the CPG, the total gate drive loss during one switching period is:

$$E_{g(CPG)} = E_{g1} + E_{g2} = 3C_p V_{dr}^{2}$$
(25)

In terms of the conventional VSG, the gate drive loss is calculated by:

$$E_{g(VSG)} = V_{dr}Q_g \tag{26}$$

where  $Q_g$  is the total gate charge of the SiC MOSFET, which usually can be obtained from the device datasheet.

With the same SiC MOSFET used in Fig. 12, the gate drive loss of the proposed CPG is calculated to be 1.7  $\mu$ J, while that of the conventional VSG is 1.0  $\mu$ J. Therefore, the gate drive loss increases with the proposed CPG. However, the typical switching loss of the SiC MOSFET is much higher than 100  $\mu$ J. Thus, the increased gate drive loss can be neglected compared to the reduction of the turn-on switching loss with the proposed CPG.

# VII. EXPERIMENTAL RESULTS AND DISCUSSION

#### A. Hardware Setup

The proposed CPG is developed, and the prototype is shown in Fig. 13. The CPG can change to a conventional VSG by disabling the signal  $S_c$ . Thus, comparison experiments can be conducted for both the proposed CPG and conventional VSG on the same gate drive board. The proposed CPG has more components and increased size. However, all the added



Fig. 13. Prototype of proposed CPG.

Table I. Components and parameters of CPG.

<i>M</i> <sub>1</sub> , <i>M</i> <sub>2</sub>	SI4599 P and N channel MOSFETs, Vishay, 40 V, 5 A	$M_{H}, M_{L}$	SI4559 P and N channel MOSFETs, Vishay, 60 V, 4 A
$D_1, D_2$	SS24 Schottky diode, ONSemi, 40 V, 2 A	$C_p$	Calculated with (7)
		$C_{f}$	Around $50 \times C_p$

components are discrete semiconductor devices with low power and voltage ratings, which are easy to be integrated. The components and parameters used for the gate drive are listed in Table I. Double pulse test (DPT) is implemented to evaluate the performance of the SiC MOSFETs with the proposed CPG.

The architecture of a typical DPT is drawn in Fig. 14(a). Two pulses with different time intervals are provided to turn on the device under test. Fig. 14(b) plots the ideal waveforms of a DPT. With the waveform data, the switching transient can be analyzed. In [32], a detailed design and implementation method of DPT for wide band-gap devices has been introduced and is followed in the test. Fig. 15 illustrates the testing platform of the DPT.

To comprehensively investigate the performance of the proposed CPG, two SiC MOSFETs from different manufacturers are tested. The device parameters are listed in Table II. To leave enough margin for the drain-source voltage and avoid the influence of cross-talk from the upper device, a 1.7 kV SiC Schottky diode (C3D25170H from Wolfspeed) is used as the upper device (synchronous switch).

# B. Experimental Results

The basic charge pump function of the proposed CPG is evaluated first. Based on the calculation from (7),  $C_p$  should be 1.7 nF for the tested SiC MOSFET. Fig. 16 shows the tested pumped voltage and external gate voltage with different  $C_p$ values for Device A, which has 1.4 nF gate capacitance. When  $C_p$  is 370 pF,  $v_p$  decreases quickly while ( $v_{gse}+V_n$ ) rises slowly, resulting in higher switching loss. When  $C_p$  is 3.4 nF, the final static gate-source voltage  $v_{gse}$  is 21 V, which exceeds the gate voltage rating of the tested SiC MOSFET (19 V). When  $C_p$  is 1.8 nF, however, the final static voltage is the same as the blue curve, which equals to  $V_{dr}$ , and the gate voltage rises much more rapidly than the blue curve. Note that ( $v_{gse}+V_n$ ) can be higher than  $v_p$  because the SiC MOSFET has 10.5  $\Omega$  internal gate resistance, while the external gate resistance is zero. The capacitance value in this case is slightly higher than the



Fig. 14. Double pulse test. (a) Architecture. (b) Ideal waveforms.



Fig. 15. Testing platform of double pulse test.



Fig. 16. Tested waveforms of pumped voltage and external gate voltage with different  $C_p$ .

Table II. Parameters of tested SiC MOSFETs.

	Device A	Device B
Part No.	C3M0075120K	SCT3030KL
Manufacturer	Wolfspeed	Rohm
Packaging	TO-247 4pin	TO-247 3pin
Voltage	1.2 kV	1.2 kV
Current	30 A	72 A
$R_{g(int)}$	10.5 Ω	5 Ω
$C_{gs}$	1.4 nF	2.2 nF
$C_{gd\_Q}$	8.7 pF	98 pF
$V_{dr}$	19 V	18 V
$V_n$	4 V	0

calculation result (1.7 nF) from (7). It is mainly because the calculation neglects the energy loss during the charge transfer. Generally, the testing result can match well with the analysis in Fig. 9.

The switching speed of the SiC MOSFET can be tuned by changing the external gate resistance. Fig. 17 illustrates the tested pumped voltage and external gate voltage with different



Fig. 17. Tested waveforms of pumped voltage and external gate voltage with different  $R_{g(ext)}$ .

 $R_{g(ext)}$  when  $C_p$  is 1.8 nF. The gate voltage rises slower with larger  $R_{g(ext)}$ . Therefore, the usage of the CPG is the same as a conventional VSG, and the switching speed can be easily regulated. Remarkably, the steady state  $v_p$  is independent of  $R_{g(ext)}$ , and it approaches to  $V_{dr}$ .

The tested turn-on transient waveforms with the proposed CPG and the conventional VSG for Device A are plotted in Fig. 18(a). Both gate drives utilize zero external gate resistance. Clearly, both the current rise time and voltage fall time are greatly reduced, which indicates much faster switching speed with the proposed CPG. The shaded area of the instantaneous power suggests that the turn-on switching loss is also significantly decreased. Fig. 18(b) demonstrates the transient waveforms of the proposed CPG with different external gate resistances. By increasing the resistance, the switching speed is slowed. Detailed data analysis will be presented in the next subsection.

Fig. 19(a) and (b) show the tested waveforms for Device B. Similar to the result for Device A, the proposed CPG can achieve much higher switching speed.

## C. Data Analysis

With the data of the DPT waveforms, the switching loss can be obtained with the integral of the product of the drain-source voltage and drain current during the switching transient. The comparison of the turn-on time and loss for Device A is given in Fig. 20. The proposed CPG with various  $R_{g(ext)}$  and the conventional VSG with zero  $R_{g(ext)}$  are illustrated. In addition, the result with the current source gate drive (CSG) in [27] is included since it is tested with the same SiC MOSFET and under the same operating conditions. From Fig. 20(a), with zero  $R_{g(ext)}$ , the proposed CPG can achieve 67.4% reduction in turnon switching time compared with VSG. Moreover, the turn-on time of the CPG is even less than that of the CSG, where constant gate current is provided. As the external gate resistance increases, the switching time of the CPG increases. Nevertheless, until  $R_{g(ext)}$  reaches 15  $\Omega$ , the turn-on time of the CPG is lower than the VSG with zero  $R_{g(ext)}$ .

The turn-on loss exhibits a similar trend. At full load and with zero  $R_{g(ext)}$ , the proposed CPG has 71.7% reduction in turn-on loss compared with the VSG, and 29.4% reduction compared with the CSG.

The average di/dt and dv/dt during the switching transient are plotted in Fig. 20(c) and (d). The di/dt with zero  $R_{g(ext)}$  at full load condition is 2.4 times of the VSG, and the achieved



Fig. 18. Tested turn-on transient waveforms for Device A at 500 V, 30 A. (a) Comparison between CPG and VSG with zero  $R_{g(ext)}$ . (b) CPG with different  $R_{g(ext)}$ .



Fig. 19. Tested turn-on transient waveforms for Device B at 500 V, 65 A. (a) Comparison between CPG and VSG with zero  $R_{g(ext)}$ . (b) CPG with different  $R_{g(ext)}$ .

maximum di/dt is 8.6 A/ns. The dv/dt is 3.0 times higher than the VSG with a maximum value of 63.2 V/ns.

Similarly, significant improvement is shown with Device B, as illustrated in Fig. 21. The proposed CPG achieves 69.5% decrease of the turn-on time and 67.9% decrease of the turn-on loss at full load and with zero  $R_{g(ext)}$ . The corresponding *di/dt* and *dv/dt* is 4.0 and 2.6 times higher than the VSG, and the maximum value is 12.3 A/ns and 28.7 V/ns, respectively.

# D. Challenges and Discussion

Despite the higher switching speed, there are also challenges when utilizing the proposed CPG. As can be observed from Fig. 18(a) and Fig. 19(a), the turn-on drain-source voltage oscillation across the upper devices (synchronous switch) is significantly increased because of the high switching speed. The mechanism of the oscillation is shown in Fig. 22 [33]. After the load current commutates from the upper to the lower device, the drain-source voltage of the lower device decreases. The generated dv/dt results in a resonance between the output capacitance  $C_{ossH}$  of the upper device and the stray inductance  $L_{ds}$ , causing oscillation and overvoltage. Higher switching speed of the lower device leads to higher dv/dt, contributing to more severe oscillation across the upper device.

The overvoltage with different gate resistances is shown in Fig. 23. With zero  $R_{g(ext)}$ , the overvoltage is 492 V with Device A, and 384 V with Device B. In hard switching applications, there is always trade-off between higher switching speed and detrimental side effect resulting from parasitics. However, since the synchronous switch turns off with zero current, the voltage overshoot does not increase the overall switching loss.



Fig. 20. Performance comparison of proposed CPG with different  $R_{g(ext)}$ , VSG and CSG for Device A. (a) Turn-on time. (b) Turn-on loss. (c) Average di/dt. (d) Average dv/dt.



Fig. 21. Performance comparison of proposed CPG with different  $R_{g(ext)}$  and VSG for Device B. (a) Turn-on time. (b) Turn-on loss. (c) Average di/dt. (d) Average dv/dt.



Fig. 22. Mechanism of overvoltage across upper device.



Fig. 23. Turn-on drain-source overvoltage of synchronous switch with different  $R_{g(ext)}$ .



Fig. 24. Tested cross-talk waveform for Device A with different  $R_{g(ext)}$ .

Another issue caused by the higher switching speed and parasitics is the cross-talk in a FET-FET phase-leg architecture. To evaluate the cross-talk with the proposed CPG, the upper device is changed to a SiC MOSFET, which is the same as the lower device. The upper device operates as the active switch, and the gate voltage of the lower device is monitored. As shown in Fig. 24, with zero  $R_{g(ext)}$ , the gate voltage of the lower device increases to 2 V during the turn-on transient when DC voltage is 200 V, which has the potential to cause shoot-through. With higher  $R_{g(ext)}$ , the gate voltage decreases and keeps under the threshold voltage. Thus, the proposed CPG can achieve higher switching speed without causing shoot-through in most cases.

In extreme cases that require ultra-fast switching speed such that zero  $R_{g(ext)}$  is required, anti-cross-talk auxiliary circuits [28], [31], [34], [35] can be adopted to mitigate the issue. It is worth noting that the proposed CPG can also be implemented to dynamically decrease the gate voltage of the synchronous switch during the turn-on transient, so that the device is more difficult to be falsely turned on.

Generally, higher overvoltage and worse cross-talk is the intrinsic penalty of the switching speed increase. However, the value of the proposed CPG is not deteriorated by these side effects. From Fig. 20 and Fig. 21, even though the gate resistance of the proposed CPG increases to  $10 \Omega$ , the switching loss is still much lower than the conventional VSG. With such higher resistance, the overvoltage is within the acceptable range, and the cross-talk does not cause shoot-through according to Fig. 23 and Fig. 24.

In real applications, it is up to the designer to decide the proper switching speed to achieve good balance in different aspects of converter performance, which is the same way for a conventional VSG implementation. Thus, the proposed CPG provides the potential to further increase the switching speed and reduce the switching loss of the SiC MOSFET, which is difficult to achieve with the conventional VSG.

## VIII. CONCLUSIONS

The turn-on switching speed of the SiC MOSFET is difficult to increase with conventional voltage source gate drives (VSGs) because of the large internal gate resistance and the limited gate voltage rating. This paper proposes a charge pump gate drive (CPG) utilizing a charge transfer technique, which can dynamically increase the gate drive output voltage during the turn-on switching transient to increase the switching speed. With the proper capacitance selection for the proposed CPG, the gate drive voltage can automatically drop back to the normal ON state value without additional control, which avoids the overcharging issue and yields a simple gate drive structure.

The function of the proposed CPG is verified with double pulse tests with different load and external gate resistances. Two SiC MOSFETs from different manufacturers are tested and compared to the results with the conventional VSG. Under full load condition, the turn-on switching time of the CPG is decreased by 67.4% and 69.5% for the two MOSFETs, while the turn-on switching loss achieves a reduction of 71.7% and 67.9%, respectively. The challenge of implementing the proposed CPG is the larger parasitic influence such as the overvoltage and cross-talk caused by the higher *di/dt* and *dv/dt* as a result of the increased switching speed. The end-user can tune the external gate resistance to adjust the switching speed, which is the same as a conventional VSG.

# REFERENCES

- J. Biela, M. Schweizer, S. Waffler, and J. W. Kolar, "SiC versus Si-Evaluation of potentials for performance improvement of inverter and DC-DC converter systems by SiC power semiconductors," *IEEE Trans. Ind. Electron.*, vol. 58, no. 7, pp. 2872-2882, 2011.
- [2] X. Wang, Z. Zhao, K. Li, Y. Zhu, and K. Chen, "Analytical methodology for loss calculation of SiC MOSFETs," *IEEE J. Emerg. Sel. Top. Power Electron.*, vol. 7, no. 1, pp. 71-83, 2019.
- [3] "IMZ120R045M1 CoolSiC<sup>™</sup> 1200V SiC trench MOSFET," Infineon. 2018. [Online]. Available: https://www.infineon.com.
- [4] "C3M0075120K," Cree. 2017. [Online]. Available: https://www.wolfspeed.com.
- [5] E. Shelton, X. Zhang, T. Zhang, N. Hari, and P. Palmer, "Low inductance switching for SiC MOSFET based power circuit," in *Proc. IEEE Energy Convers. Congr. Expo.*, 2017, pp. 5093-5100.
- [6] J. A. Anderson, C. Gammeter, L. Schrittwieser, and J. W. Kolar, "Accurate calorimetric switching loss measurement for 900 V 10 mΩ SiC MOSFETs," *IEEE Trans. Power Electron.*, vol. 32, no. 12, pp. 8963-8968, 2017.
- [7] H. Gui, Z. Zhang, R. Chen, J. Niu, L. M. Tolbert, F. F. Wang, D. Costinett, B. J. Blalock, and B. B. Choi, "Gate drive technology evaluation and development to maximize switching speed of SiC discrete devices and power modules in hard switching applications," *IEEE J. Emerg. Sel. Top. Power Electron.*, 2019, in press.
- [8] J. Strydom, M. De Rooij, and J. Van Wyk, "A comparison of fundamental gate-driver topologies for high frequency applications," in *Proc. IEEE Appl. Power Electron. Conf.*, 2004, vol. 2, pp. 1045-1052.
- [9] N. Sakib, M. Manjrekar, and A. Ebong, "An overview of advances in high reliability gate driving mechanisms for SiC MOSFETs," in *Proc. IEEE Workshop Wide Bandgap Power Devices Appl.*, 2017, pp. 291-294.
- [10] M. M. Swamy, T. Kume, and N. Takada, "An efficient resonant gate-drive scheme for high-frequency applications," *IEEE Trans. Ind. Appl.*, vol. 48, no. 4, pp. 1418-1431, 2012.
- [11] J. Yu, Q. Qian, P. Liu, W. Sun, S. Lu, and Y. Yi, "A high frequency isolated resonant gate driver for SiC power MOSFET with asymmetrical ON/OFF voltage," in *Proc. IEEE Appl. Power Electron. Conf.*, 2017, pp. 3247-3251.

- [12] J. V. P. S. Chennu, R. Maheshwari, and H. Li, "New resonant gate driver circuit for high-frequency application of silicon carbide MOSFETs," *IEEE Trans. Ind. Electron.*, vol. 64, no. 10, pp. 8277-8287, 2017.
- [13] B. Callanan, "Application considerations for silicon carbide MOSFETs," Cree. 2011. [Online]. Available: http://www.cree.com.
- [14] "SiC power devices and modules," Rohm. 2014. [Online]. Available: https://www.rohm.com.
- [15] Z. Miao, Y. Mao, C.-M. Wang, and K. D. Ngo, "Detection of cross-turnon and selection of off drive voltage for an SiC power module," *IEEE Trans. Ind. Electron.*, vol. 64, no. 11, pp. 9064-9071, 2017.
- [16] Q. Zhou, F. Gao, and T. Jiang, "A gate driver of SiC MOSFET with passive triggered auxiliary transistor in a phase-leg configuration," in *Proc. IEEE Energy Convers. Congr. Expo.*, 2015, pp. 7023-7030.
- [17] P. Nayak and K. Hatua, "Active gate driving technique for a 1200 V SiC MOSFET to minimize detrimental effects of parasitic inductance in the converter layout," *IEEE Trans. Ind. Appl.*, vol. 54, no. 2, pp. 1622-1633, 2018.
- [18] H. Gui, Z. Zhang, R. Ren, R. Chen, J. Niu, L. M. Tolbert, F. Wang, B. J. Blalock, D. J. Costinett, and B. B. Choi, "SiC MOSFET versus Si super junction MOSFET - switching loss comparison in different switching cell configurations," in *Proc. IEEE Energy Convers. Congr. Expo.*, 2018, pp. 6146-6151.
- [19] W. Eberle, Z. Zhang, Y.-F. Liu, and P. C. Sen, "A current source gate driver achieving switching loss savings and gate energy recovery at 1-MHz," *IEEE Trans. Power Electron.*, vol. 23, no. 2, pp. 678-691, 2008.
- [20] J. Fu, Z. Zhang, Y.-F. Liu, P. C. Sen, and L. Ge, "A new high efficiency current source driver with bipolar gate voltage," *IEEE Trans. Power Electron.*, vol. 27, no. 2, pp. 985-997, 2012.
- [21] I. A. Mashhadi and B. Soleymani, "A dual-switch discontinuous currentsource gate driver for narrow on-time buck converter," *IEEE Trans. Power Electron.*, vol. 33, no. 5, pp. 4215-4223, 2017.
- [22] Z. Zhang, J. Fu, Y.-F. Liu, and P. C. Sen, "Discontinuous-current-source drivers for high-frequency power MOSFETs," *IEEE Trans. Power Electron.*, vol. 25, no. 7, pp. 1863-1876, 2010.
- [23] L. Shu, J. Zhang, F. Peng, and Z. Chen, "Active current source IGBT gate drive with closed-loop di/dt and dv/dt control," *IEEE Trans. Power Electron.*, vol. 32, no. 5, pp. 3787-3796, 2017.
- [24] Z. Wang, X. Shi, L. M. Tolbert, F. Wang, and B. J. Blalock, "A di/dt feedback-based active gate driver for smart switching and fast overcurrent protection of IGBT modules," *IEEE Trans. Power Electron.*, vol. 29, no. 7, pp. 3720-3732, 2014.
- [25] F. Zhang, X. Yang, Y. Ren, L. Feng, W. Chen, and Y. Pei, "Advanced active gate drive for switching performance improvement and overvoltage protection of high-power IGBTs," *IEEE Trans. Power Electron.*, vol. 33, no. 5, pp. 3802-3815, 2018.
- [26] "1EDU20I12SV," Infineon. 2017. [Online]. Available: https://www.infineon.com.
- [27] H. Gui, Z. Zhang, R. Chen, J. Niu, L. M. Tolbert, F. Wang, B. J. Blalock, D. J. Costinett, and B. B. Choi, "Current source gate drive to reduce switching loss for SiC MOSFETs," in *Proc. IEEE Appl. Power Electron. Conf.*, 2019, pp. 972-978.
- [28] Z. Zhang, J. Dix, F. Wang, B. Blalock, D. Costinett, and L. Tolbert, "Intelligent gate drive for fast switching and cross-talk suppression of SiC devices," *IEEE Trans. Power Electron.*, vol. 32, no. 12, pp. 9319-9332, 2017.
- [29] Y. Yang, Y. Wen, and Y. Gao, "A novel active gate driver for improving switching performance of high-power SiC MOSFET modules," *IEEE Trans. Power Electron.*, vol. 34, no. 8, pp. 7775-7787, 2019.
- [30] S. Zhao, A. Dearien, Y. Wu, C. Farnell, A. U. Rashid, F. Luo, and H. A. Mantooth, "Adaptive multi-level active gate drivers for SiC power devices," *IEEE Trans. Power Electron.*, vol. 35, no. 2, pp. 1882-1898, 2020.
- [31] B. Zhang, S. Xie, J. Xu, Q. Qian, Z. Zhang, and K. Xu, "A magnetic coupling based gate driver for crosstalk suppression of SiC MOSFETs," *IEEE Trans. Ind. Electron.*, vol. 64, no. 11, pp. 9052-9063, 2017.
- [32] Z. Zhang, B. Guo, F. F. Wang, E. A. Jones, L. M. Tolbert, and B. J. Blalock, "Methodology for wide band-gap device dynamic characterization," *IEEE Trans. Power Electron.*, vol. 32, no. 12, pp. 9307-9318, 2017.
- [33] Z. Zhang, F. Wang, L. M. Tolbert, B. J. Blalock, and D. Costinett, "Understanding the limitations and impact factors of wide bandgap devices' high switching-speed capability in a voltage source converter,"

in Proc. IEEE Workshop Wide Bandgap Power Devices Appl., 2014, pp. 7-12.

- [34] Y. Li, M. Liang, J. Chen, T. Q. Zheng, and H. Guo, "A low gate turn-OFF impedance driver for suppressing crosstalk of SiC MOSFET based on different discrete packages," *IEEE J. Emerg. Sel. Top. Power Electron.*, vol. 7, no. 1, pp. 353-365, 2018.
- [35] J. Wang and H. S.-H. Chung, "A novel RCD level shifter for elimination of spurious turn-on in the bridge-leg configuration," *IEEE Trans. Power Electron.*, vol. 30, no. 2, pp. 976-984, 2014.
- [36] H. Gui, J. A. Jones, and L. M. Tolbert, "Charge pump gate drive to improve turn-on switching speed of SiC MOSFETs," in *Proc. IEEE Appl. Power Electron. Conf.*, 2020, pp. 1829-1836.