

Decoupled Modulation With Common-Mode Load-Voltage Control for Three-Phase Four-Leg Three-Level Inverter

Li Zhang¹, Senior Member, IEEE, Haoxin Yang¹, Yi Tang¹, Senior Member, IEEE, Josep Pou², Fellow, IEEE, and Leon M. Tolbert³, Fellow, IEEE

Abstract—Three-phase four-leg four-wire (3P4L4W) three-level (3L) inverters have the ability to supply both balanced and unbalanced loads. This letter establishes common-mode (CM) and differential-mode (DM) circuit models for the 3P4L4W 3L inverter. It is revealed that the 3L phase-leg CM voltage is determined by the voltage balancing control (VBC) for the split dc bus voltages, that the DM load voltages are subject to the DM voltage control for the 3L phase leg, and that the CM load voltage is subject to the control for the fourth phase leg. On this basis, a decoupled modulation is proposed where the 3L phase legs are modulated to attain VBC and closed-loop DM load-voltage control, whereas the fourth phase leg is independently modulated to realize the closed-loop CM load-voltage control. The proposed work has been experimentally verified, showing that the 3P4L4W 3L inverter with this decoupled modulation scheme can provide well-balanced ac load voltages and low total harmonic distortion for any type of ac loads: balanced, unbalanced, linear, and nonlinear.

Index Terms—Closed loop, common mode (CM), differential mode (DM), four-leg four wire, three level, three phase.

I. INTRODUCTION

THREE-LEVEL (3L) inverters have been fashionable in high-voltage and high-power industrial applications over the past few decades [1]–[4]. The basic three-phase three-leg three-wire (3P3L3W) 3L inverter is only effective for feeding balanced ac loads. In the presence of unbalanced and/or nonlinear ac loads, however, a neutral wire is required to create the flow for the zero-sequence load current [5].

The three-phase four-leg four-wire (3P4L4W) 3L inverter circulates the neutral current by a fourth phase leg. Compared with the three-phase three-leg four-wire (3P3L4W) 3L inverter [6], the size of the dc bus capacitor bank is significantly reduced

Manuscript received February 26, 2021; revised July 4, 2021; accepted July 26, 2021. Date of publication August 19, 2021; date of current version March 1, 2022. (Corresponding author: Haoxin Yang.)

Li Zhang and Haoxin Yang are with the Energy Research Institute, Nanyang Technological University, 639798, Singapore (e-mail: li-zhang@ntu.edu.sg; haoxin.yang@ntu.edu.sg).

Yi Tang and Josep Pou are with the School of Electrical and Electronic Engineering, Nanyang Technological University, 639798, Singapore (e-mail: yitang@ntu.edu.sg; j.pou@ntu.edu.sg).

Leon M. Tolbert is with the Department of Electrical Engineering and Computer Science, University of Tennessee, Knoxville, TN 37996 USA (e-mail: tolbert@utk.edu).

Color versions of one or more figures in this article are available at <https://doi.org/10.1109/TIE.2021.3104597>.

Digital Object Identifier 10.1109/TIE.2021.3104597

because the split-capacitor leg does not need to carry the neutral current [7], [8].

The modulation scheme is one of the most critical challenges that should be addressed for 3P4L4W 3L inverters. The most popular one is the three-dimensional space-vector modulation (3D-SVM) [9]–[11], which allows complete control of the common-mode (CM) and differential-mode (DM) parts in the three-phase load voltages. Although effective, the 3D-SVM itself is complex for implementation because of the computational demands for processing numerical voltage vectors [12], [13]. By independently modulating the fourth phase leg with an offset zero-sequence voltage, the carrier-based modulation successfully decouples the modulation of the fourth phase leg from that of the remaining three phase legs, significantly simplifying the implementation complexity [14]. Nonetheless, the offset zero-sequence voltage, which is specifically designed for benefitting the inverter with higher dc-link voltage utilization [15], reduced switching losses [16], or lower electromagnetic interference noises [17], is online calculated in an open-loop manner leading the CM part in the three load voltages to be open-loop regulated. As a result, the load voltages might be unbalanced and/or distorted when feeding unbalanced and/or nonlinear ac loads. The load-current feedforward control is often employed to eliminate the voltage distortion [18]. Nonetheless, extra current sensors are required to measure the load currents.

Combining the advantage of the 3D-SVM with the closed-loop control for the CM part in the load voltages and the advantage of the carrier-based modulation scheme with the low complexity for implementation, this letter proposes a closed-loop CM load-voltage control that incorporates a decoupled modulation scheme (CL-DMS) for the 3P4L4W 3L inverter. The proposed work aims at eliminating the CM part in the load voltages rather than the CM part in all phase-leg outputs (which equivalently mitigates the neutral-to-ground voltage). The attractive features of the proposed work include the following three aspects.

- 1) Reveals the physical concept of the control loops by using the derived CM and DM circuit models.
- 2) Retains the feature of the carrier-based modulation with the fourth phase leg modulated independently from the remaining three 3L phase legs.
- 3) Enables the carrier-based modulation with the closed-loop CM load-voltage control for improving the voltage quality in feeding unbalanced and/or nonlinear ac loads.





Fig. 1. Topology of the 3P4L4W 3L inverter.

Fig. 2. Circuit model with v_{xo} and i_{ox} replaced by their CM and DM parts.

The rest of the letter is organized as follows. In Section II, CM and DM circuit models are derived for the 3P4L4W 3L inverter. On this basis, CL-DMS is proposed in Section III. The experimental results are presented in Section IV. Finally, Section V concludes this letter.

II. CM AND DM CIRCUIT MODELS

Fig. 1 shows the topology of the 3P4L4W 3L T-type inverter studied in this letter, where $Q_{x1}-Q_{x4}$ ($x = a, b$, and c) form the three-phase 3L T-type phase legs, C_{bus1} and C_{bus2} are the split-capacitor legs, and L_f and C_f are the $L-C$ filters. For reducing the power losses of the fourth phase leg and also being cost effective, an SiC 2L phase leg, formed by Q_{d1} and Q_{d2} , is used in this letter. Here, level-shifted sinusoidal pulselwidth modulation (LS-SPWM) [5] is employed to modulate $Q_{x1}-Q_{x4}$.

For the sake of simplicity, v_{oCM} and v_{xoDM} are defined as the CM and DM parts in v_{xo} ($x = a, b$, and c), respectively; v_{CfCM} and v_{CfDM} are the CM and DM parts in v_{Cfx} , respectively; i_{oCM} and i_{oxDM} are the CM and DM parts in i_{ox} , respectively; and i_{LfCM} and i_{LfDM} are the CM and DM parts in i_{Lfx} , respectively. In the following analysis, the high switching frequency harmonics in the voltages and currents are neglected.

Replacing v_{xo} and i_{ox} with their CM and DM parts, the 3P4L4W 3L inverter can be represented by using the circuit model as given in Fig. 2. By applying Kirchhoff's voltage and current laws to each phase, one obtains

$$\begin{cases} v_{oCM} + v_{aoDM} = v_{Cfa} + v_{do} + L_f \frac{di_{Lf_a}}{dt} + L_N \frac{di_{LN}}{dt} \\ v_{oCM} + v_{boDM} = v_{Cfb} + v_{do} + L_f \frac{di_{Lf_b}}{dt} + L_N \frac{di_{LN}}{dt} \\ v_{oCM} + v_{coDM} = v_{Cfc} + v_{do} + L_f \frac{di_{Lf_c}}{dt} + L_N \frac{di_{LN}}{dt} \end{cases} \quad (1)$$




Fig. 3. Circuit model. (a) CM circuit model. (b) DM circuit model.

$$\begin{cases} C_f \frac{dv_{Cfa}}{dt} = i_{Lf_a} - (i_{oCM} + i_{oaDM}) \\ C_f \frac{dv_{Cfb}}{dt} = i_{Lf_b} - (i_{oCM} + i_{obDM}) \\ C_f \frac{dv_{Cfc}}{dt} = i_{Lf_c} - (i_{oCM} + i_{ocDM}) \end{cases} \quad (2)$$

where $i_{LN} = i_{Lf_a} + i_{Lf_b} + i_{Lf_c} = 3i_{LfCM}$ is the neutral inductor current.

From (1), summing up the left- and right-hand side terms of the three voltage equations leads to

$$v_{oCM} = v_{CfCM} + v_{do} + (L_f + 3L_N) \frac{di_{LfCM}}{dt}. \quad (3)$$

Likewise, from (2), it can be derived

$$C_f \frac{dv_{CfCM}}{dt} = i_{LfCM} - i_{oCM}. \quad (4)$$

From (3) and (4), the CM circuit model for the 3P4L4W 3L inverter can be obtained, as shown in Fig. 3(a).

Subtracting (3) from each equation in (1) and (4) from each equation in (2) yields

$$\begin{cases} v_{aoDM} = v_{CfaDM} + L_f \frac{di_{Lf_aDM}}{dt} \\ v_{obDM} = v_{CfbDM} + L_f \frac{di_{Lf_bDM}}{dt} \\ v_{ocDM} = v_{CfcDM} + L_f \frac{di_{Lf_cDM}}{dt} \end{cases} \quad (5)$$

$$\begin{cases} C_f \frac{dv_{CfaDM}}{dt} = i_{Lf_aDM} - i_{oaDM} \\ C_f \frac{dv_{CfbDM}}{dt} = i_{Lf_bDM} - i_{obDM} \\ C_f \frac{dv_{CfcDM}}{dt} = i_{Lf_cDM} - i_{ocDM} \end{cases} \quad (6)$$

From (5) and (6), the DM circuit model for the 3P4L4W 3L inverter can be obtained, as shown in Fig. 3(b).

Different from the average large-signal circuit model reported in [9], the derived CM and DM circuit models in this letter show how the CM and DM parts in the load voltages are formed, and these models aid in revealing the physical concept of different control loops as described in Section III.

III. CL-DMS WITH CM LOAD-VOLTAGE CONTROL FOR THE 3P4L4W 3L INVERTER

With the LS-SPWM for the 3L phase legs, v_{xo} in each switching cycle is obtained as follows [5]:

$$v_{xo} = \begin{cases} v_{bus+} \cdot v_{Mx}, & v_{Mx} > 0 \\ v_{bus-} \cdot v_{Mx}, & v_{Mx} < 0 \end{cases} \quad (7)$$

where v_{Mx} is the modulation voltage for each phase. Accordingly, v_{oCM} can be written as (8) at the bottom of this page, where $v_{oCM} = (v_{Ma} + v_{Mb} + v_{Mc})V_{dc}/6 = 0$, if $v_{bus+} = v_{bus-} = V_{dc}/2$. This indicates that the CM part of the three 3L phase-leg outputs will be zero, if v_{bus+} is perfectly balanced with v_{bus-} .




Fig. 4. Control block diagram of (a) CM load-voltage control and (b) DM load-voltage control.

Applying Kirchhoff's voltage law to Fig. 3(a) yields

$$v_{CfCM} = v_{oCM} - (v_{LN} + v_{LfCM}) - v_{do} \quad (9)$$

where \$v_{LN}\$ and \$v_{LfCM}\$ are the voltage drop across \$L_N\$ and \$L_f\$ produced by \$i_{LfCM}\$, respectively. This indicates that the CM part in the load voltages, i.e., \$v_{CfCM}\$, is subject to the control for the fourth phase leg. In practice, \$v_{CfCM}\$ is expected to be zero, for preventing the ac load voltages from unbalance and/or distortion under various load conditions. To attain this objective, \$v_{CfCM}\$ is closed-loop controlled in this letter. In doing so, the average voltage of the fourth phase-leg output, i.e., \$v_{do}\$, could exactly counteract \$v_{oCM}\$, \$v_{LN}\$, and \$v_{LfCM}\$ so that \$v_{CfCM}\$ is regulated to be zero.

From the CM circuit model given in Fig. 3(a), the block diagram for the closed-loop CM load-voltage control can be derived, as shown in Fig. 4(a). Obviously, \$i_{oCM}\$ and \$v_{oCM}\$ are the perturbations that need to be rejected. For unbalanced linear loads, \$i_{oCM}\$ only has a fundamental current. For balanced nonlinear loads, \$i_{oCM}\$ is formed by odd triplen currents. For unbalanced nonlinear loads, \$i_{oCM}\$ is composed of odd harmonic currents. On the other hand, a small amount of fundamental and third-order harmonics might be left in \$v_{oCM}\$ because of the finite voltage balancing control loop gain. To reject all these disturbances, multiple proportional-resonant (PR) controllers can be used as the voltage regulator, i.e., \$G_{CM}(s)\$, for increasing the voltage loop gain at the concerned harmonic frequencies [19].

Applying Kirchhoff's voltage law to the circuit, as shown in Fig. 3(b), one obtains

$$v_{CfxDM} = v_{xoDM} - v_{LfxDM} \quad (10)$$

where \$v_{LfxDM}\$ is the voltage drop across \$L_f\$ produced by \$i_{LfxDM}\$. This indicates that the DM parts in the load voltages, i.e.,




Fig. 5. Decoupled modulation for the 3P4L4W 3L inverter.

\$v_{CfxDM}\$, are subject to the control for the 3L phase legs. Based on the DM circuit model given in Fig. 3(b), the block diagram for the closed-loop DM load-voltage control can be derived, as shown in Fig. 4(b). Obviously, \$i_{oxDM}\$ is the perturbation that should be rejected. For linear ac loads, \$i_{oxDM}\$ only has a fundamental current. Thus, the PR controller, with the resonant frequency at \$f_o\$, can be used as the voltage regulator, i.e., \$G_{DM}(s)\$, for each phase. For nonlinear loads, \$i_{oxDM}\$ is mainly constituted by odd harmonic currents. To reduce any harmonic content, multiple PR controllers can also be adopted in order to increase the voltage loop gain at the concerned harmonic frequencies [19].

From the aforementioned theoretical discussions, one can draw the following conclusions.

- 1) The voltage balancing control for \$v_{bus+}\$ and \$v_{bus-}\$ determines the CM part of the three 3L phase-leg outputs.
- 2) The control of the fourth phase leg is equivalent to the control of the CM load voltage.
- 3) The control of the 3L phase legs is equivalent to the control of the three DM load voltages.

By integrating the split-capacitor voltage balancing control loop with the closed-loop DM load-voltage control to modulate the 3L phase legs and applying the closed-loop CM load-voltage control to modulate the fourth phase leg, the control block diagram for the proposed CL-DMS is obtained, as shown in Fig. 5 with S closed to S1. For comparison, the decoupled modulation with the fourth phase leg being modulated for balancing the split-capacitor voltages, namely, open-loop CM load-voltage control incorporated decoupled modulation scheme (OL-DMS) in this letter, is also illustrated in Fig. 5 with S closed to S2. Intuitively, \$v_{do}\$ is open-loop set at \$v_{oCM}\$, incapable of counteracting \$v_{LN}\$ and \$v_{LfCM}\$ resulting from \$i_{LfCM}\$. This way, the CM part in the load voltages will be severely disturbed when the

$$v_{oCM} = (v_{ao} + v_{bo} + v_{co})/3 = \begin{cases} (v_{bus+} \cdot v_{Ma} + v_{bus-} \cdot v_{Mb} + v_{bus+} \cdot v_{Mc})/3 \omega t, & \in (0, \pi/3) \\ (v_{bus+} \cdot v_{Ma} + v_{bus-} \cdot v_{Mb} + v_{bus-} \cdot v_{Mc})/3 \omega t, & \in (\pi/3, 2\pi/3) \\ (v_{bus+} \cdot v_{Ma} + v_{bus+} \cdot v_{Mb} + v_{bus-} \cdot v_{Mc})/3 \omega t, & \in (2\pi/3, \pi) \\ (v_{bus-} \cdot v_{Ma} + v_{bus+} \cdot v_{Mb} + v_{bus-} \cdot v_{Mc})/3 \omega t, & \in (\pi, 4\pi/3) \\ (v_{bus-} \cdot v_{Ma} + v_{bus+} \cdot v_{Mb} + v_{bus+} \cdot v_{Mc})/3 \omega t, & \in (4\pi/3, 5\pi/3) \\ (v_{bus-} \cdot v_{Ma} + v_{bus-} \cdot v_{Mb} + v_{bus+} \cdot v_{Mc})/3 \omega t, & \in (5\pi/3, 2\pi) \end{cases} \quad (8)$$




Fig. 6. Steady-state waveforms for the inverter with OL-DMS. (a) Unbalanced linear load. (b) Balanced rectifier load. (c) Unbalanced rectifier load.




Fig. 7. Steady-state waveforms for the inverter with CL-DMS. (a) Unbalanced linear load. (b) Balanced rectifier load. (c) Unbalanced rectifier load.

TABLE I
PROTOTYPE PARAMETERS

Parameter	Symbol	Value
DC Input Voltage	V_{dc}	800 V
AC Phase Voltage	V_{Cfx}	220 V (RMS)
Output Frequency	f_o	50 Hz
Switching Frequency	f_s	10 kHz
Apparent Power	S	10 kVA
DC-Bus Capacitor	C_{bus1}/C_{bus2}	250 μ F
AC Filter Inductor	L_f	2.4 mH
Neutral Inductor	L_N	2.4 mH
AC Filter Capacitor	C_f	10 μ F

ac loads are highly unbalanced and/or nonlinear [20]. Hence, the proposed CL-DMS will benefit the 3P4LW 3L inverter with better voltage quality over the OL-DMS for feeding unbalanced and/or nonlinear ac loads.

IV. EXPERIMENTAL RESULTS

In this section, a 10-kVA 3P4L4W 3L T-type inverter is built and tested to demonstrate the feasibility and the advantages of the proposed work. **Table I** lists the main prototype parameters.

Fig. 6 shows steady-state waveforms for the 3P4L4W 3L T-type inverter with OL-DMS feeding unbalanced linear load, balanced rectifier load, and unbalanced rectifier load, respectively. As shown, the upper/lower dc bus capacitor voltage ripple has been effectively limited within 10 V by the tight regulation of the voltage balancing loop. Suffering from the loss of the closed-loop CM load-voltage control, the three-phase ac load

TABLE II
MEASURED THD AND VUF FOR AC LOAD VOLTAGES

Load Type	Modulation	THD (%)			VUF (%)
		Ph A	Ph B	Ph C	
Unbalanced Res. Loads	OL-DMS	1.43	1.45	1.44	5.98
	CL-DMS	0.54	0.58	0.62	1.57
Balanced Rect. Loads	OL-DMS	17.65	17.62	17.63	0.05
	CL-DMS	1.50	1.52	1.50	0.01
Unbalanced Rect. Loads	OL-DMS	11.24	14.31	13.81	9.27
	CL-DMS	1.79	1.98	1.82	1.60

voltages has a high CM part, leading to voltage unbalance and/or distortion when feeding unbalanced and/or nonlinear ac loads.

Fig. 7 shows steady-state waveforms for the 3P4L4W 3L T-type inverter with CL-DMS feeding the same ac loads as the ones that are tested in **Fig. 6**. With the closed-loop control of the CM load voltage, the CM part in the ac load voltages is significantly reduced with respect to the one with OL-DMS. Therefore, the three-phase ac load voltages become balanced and sinusoidal even when feeding unbalanced and/or nonlinear ac loads.

According to the test waveforms given in **Figs. 6** and **7**, **Table II** lists the measured total harmonic distortion (THD) and the voltage unbalanced factor (VUF) for the ac load voltages when feeding different types of loads. As seen, the proposed CL-DMS provides the 3P4LW 3L inverter with high-quality ac load voltages, with both THD and VUF less than 2% when feeding unbalanced and/or nonlinear ac loads in this study, satisfying the voltage quality requirement in the Standard EN 50160.




Fig. 8. Load transient waveforms for the inverter with CL-DMS. (a) Unbalanced linear load. (b) Balanced rectifier load. (c) Unbalanced rectifier load.

Fig. 8 shows load transient waveforms for the 3P4L4W 3L T-type inverter with CL-DMS under unbalanced linear load, balanced rectifier load, and unbalanced rectifier load. As shown, the ac output voltages in each test scenario are able to recover to the steady state within half a line cycle with the voltage overshoot/undershoot less than 20 V in response to the step-up or step-down load, complying with the expected dynamic performance as stipulated in Standard EN 50160. This demonstrates that the inverter with CL-DMS has a satisfactory dynamic performance under the tested ac loads.

V. CONCLUSION

In this letter, the CM and DM circuit models were built for the 3P4L4W 3L inverter, showing that the split-capacitor voltage balancing control determined the CM voltage of three outputs by 3L phase legs, the DM voltage control for the 3L phase legs was equivalent to the control of the three DM load voltages, and the control for the fourth phase leg was equivalent to the control of the CM load voltage. On these bases, the CL-DMS was proposed for the 3P4L4W 3L inverter, with which the 3L phase legs were modulated to attain both the split-capacitor voltage balancing control and the closed-loop DM load-voltage control, whereas the fourth phase leg was independently modulated to attain the closed-loop CM load-voltage control. The proposed work had been validated on a 10-kVA 3P4L4W 3L T-type inverter. The test results demonstrated that the proposed CL-DMS benefitted the 3P4LW 3L inverter with high-quality ac load voltages, with both THD and VUF less than 2%, for feeding unbalanced and/or nonlinear ac loads.

REFERENCES

- Fig. 8** shows load transient waveforms for the 3P4L4W 3L T-type inverter with CL-DMS under unbalanced linear load, balanced rectifier load, and unbalanced rectifier load. As shown, the ac output voltages in each test scenario are able to recover to the steady state within half a line cycle with the voltage overshoot/undershoot less than 20 V in response to the step-up or step-down load, complying with the expected dynamic performance as stipulated in Standard EN 50160. This demonstrates that the inverter with CL-DMS has a satisfactory dynamic performance under the tested ac loads.

V. CONCLUSION

In this letter, the CM and DM circuit models were built for the 3P4L4W 3L inverter, showing that the split-capacitor voltage balancing control determined the CM voltage of three outputs by 3L phase legs, the DM voltage control for the 3L phase legs was equivalent to the control of the three DM load voltages, and the control for the fourth phase leg was equivalent to the control of the CM load voltage. On these bases, the CL-DMS was proposed for the 3P4L4W 3L inverter, with which the 3L phase legs were modulated to attain both the split-capacitor voltage balancing control and the closed-loop DM load-voltage control, whereas the fourth phase leg was independently modulated to attain the closed-loop CM load-voltage control. The proposed work had been validated on a 10-kVA 3P4L4W 3L T-type inverter. The test results demonstrated that the proposed CL-DMS benefitted the 3P4L4W 3L inverter with high-quality ac load voltages, with both THD and VUF less than 2%, for feeding unbalanced and/or nonlinear ac loads.

REFERENCES

 - [1] J. Rodriguez, J.-S. Lai, and F. Z. Peng, "Multilevel inverters: A survey of topologies, controls, and applications," *IEEE Trans. Ind. Electron.*, vol. 49, no. 4, pp. 724–738, Aug. 2002.
 - [2] S. Kouro *et al.*, "Recent advances and industrial applications of multilevel converters," *IEEE Trans. Ind. Electron.*, vol. 57, no. 8, pp. 2553–2580, Aug. 2010.
 - [3] M. Schweizer and J. W. Kolar, "Design and implementation of a highly efficient three-level T-type converter for low-voltage applications," *IEEE Trans. Power Electron.*, vol. 28, no. 2, pp. 899–907, Feb. 2013.
 - [4] K. Wang, Z. Zheng, L. Xu, and Y. Li, "A generalized carrier-overlapped PWM method for neutral-point-clamped multilevel converters," *IEEE Trans. Power Electron.*, vol. 35, no. 9, pp. 9095–9106, Sep. 2020.
 - [5] D. G. Holmes and T. A. Lipo, *Pulse Width Modulation for Power Converters: Principles and Practice*. New York, NY, USA: Wiley, 2003.
 - [6] L. Zhang, H. Yang, K. Wang, Y. Yuan, Y. Tang, and W. K. Loh, "Design methodology for three-phase four-wire T-type inverter with neutral inductor," *CPSS Trans. Power Electron. Appl.*, vol. 6, no. 1, pp. 93–105, Mar. 2021.
 - [7] L. Zhang, D. Shi, T. Yang, K. Wang, Y. Tang, and W. K. Loh, "Partial power processing for power decoupling network in three-phase three-leg four-wire three-level T-type inverter with reduced split dc-bus capacitance," *IEEE Trans. Ind. Electron.*, to be published, doi: 10.1109/TIE.2021.3073358.
 - [8] F. Rojas, R. Cárdenas, R. Kennel, J. C. Clare, and M. Díaz, "A simplified space-vector modulation algorithm for four-leg NPC converters," *IEEE Trans. Power Electron.*, vol. 32, no. 11, pp. 8371–8380, Nov. 2017.
 - [9] R. Zhang, V. H. Prasad, D. Boroyevich, and F. C. Lee, "Three-dimensional space vector modulation for four-leg voltage-source converters," *IEEE Trans. Power Electron.*, vol. 17, no. 3, pp. 314–326, May 2002.
 - [10] M. A. Perales, M. M. Prats, R. Portillo, J. L. Mora, J. I. Leon, and L. G. Franquelo, "Three-dimensional space vector modulation in abc coordinates for four-leg voltage source converter," *IEEE Power Electron. Lett.*, vol. 1, no. 4, pp. 104–109, Dec. 2003.
 - [11] N.-Y. Dai, M.-C. Wong, and Y.-D. Han, "Application of a three-level NPC inverter as a three-phase four-wire power quality compensator by generalized 3DSVM," *IEEE Trans. Power Electron.*, vol. 21, no. 2, pp. 440–449, Mar. 2006.
 - [12] F. Li, F. He, Z. Ye, T. Fernando, X. Wang, and X. Zhang, "A simplified PWM strategy for three-level converters on three-phase four-wire active power filter," *IEEE Trans. Power Electron.*, vol. 33, no. 5, pp. 4396–4406, May 2018.
 - [13] X. Li, Z. Deng, Z. Chen, and Q. Fei, "Analysis and simplification of three-dimensional space vector PWM for three-phase four-leg inverters," *IEEE Trans. Ind. Electron.*, vol. 58, no. 2, pp. 450–464, Feb. 2011.
 - [14] J.-H. Kim and S.-K. Sul, "A carrier-based PWM method for three-phase four-leg voltage source converters," *IEEE Trans. Power Electron.*, vol. 19, no. 1, pp. 66–75, Jan. 2004.
 - [15] G. Dong and O. Ojo, "Current regulation in four-leg voltage-source converters," *IEEE Trans. Ind. Electron.*, vol. 54, no. 4, pp. 2095–2105, Aug. 2007.
 - [16] S. Bifaretti, A. Lidozzi, L. Solero, and F. Crescimbini, "Modulation with sinusoidal third-harmonic injection for active split dc-bus four-leg inverter," *IEEE Trans. Power Electron.*, vol. 31, no. 9, pp. 6226–6236, Sep. 2016.
 - [17] S.-J. Chee, S. Ko, H.-S. Kim, and S.-K. Sul, "Common-mode voltage reduction of three-level four-leg PWM converter," *IEEE Trans. Ind. Appl.*, vol. 51, no. 5, pp. 4006–4016, Sep./Oct. 2015.
 - [18] M. Pichan and H. Rastegar, "A new hybrid controller for standalone photovoltaic power system with unbalanced loads," *Int. J. Photoenergy*, vol. 2020, 2020, Art. no. 5373914.
 - [19] L. Zhang and X. Ruan, "Control schemes for reducing second harmonic current in two-stage single-phase converter: An overview from dc-bus port-impedance characteristic," *IEEE Trans. Power Electron.*, vol. 34, no. 10, pp. 10341–10358, Oct. 2019.
 - [20] L. Zhang *et al.*, "Design consideration for high-voltage-insulated gate drive power supply for 10-kV SiC MOSFET applied in medium-voltage converter," *IEEE Trans. Ind. Electron.*, vol. 68, no. 7, pp. 5712–5724, Jul. 2021.